

AUS920000651US1
1 OF 62




Fig. 1




Fig. 2

AUS920000651US1
3 OF 62




Fig. 3A




Fig. 3B

AUS920000651US1
5 OF 62




Fig. 3C




Fig. 3D

AUS920000651US1
7 OF 62




Fig. 4A

Fig. 4B

AUS920000651US1
9 OF 62

ENTITY FXUCHK IS

```

PORT(  S_IN      :    IN std_ulogic;
        Q_IN      :    IN std_ulogic;
        R_IN      :    IN std_ulogic;
        clock     :    IN std_ulogic;
        fails     :    OUT std_ulogic_vector(0 to 1);
        counts    :    OUT std_ulogic_vector(0 to 2);
        harvests  :    OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

```

4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

```

```

      --!! Inputs
      --!! S_IN      =>    B.C.S;
      --!! Q_IN      =>    A.Q;
4 5 3 { --!! R_IN      =>    R;
      --!! CLOCK     =>    clock;
      --!! End Inputs

```

```

      --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
4 5 4 { --!! End Fail Outputs;

```

4 5 1

```

      --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
4 5 5 { --!! 2 : <event2> clock;
      --!! End Count Outputs;

```

```

      --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
4 5 6 { --!! End Harvest Outputs;

```

```

4 5 7 { --!! End;

```

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

4 5 8

END;

Fig. 4C


AUS920000651US1
10 OF 62

Fig. 4D

AUS920000651US1
11 OF 62




Fig. 4E




Fig. 5A

AUS920000651US1
13 OF 62





Fig. 5B



AUS920000651US1
15 OF 62




Fig. 6B




Fig. 7

AUS920000651US1
17 OF 62




Fig. 8A
Prior Art

AUS920000651US1
18 OF 62

entity FSM : FSM


850

Fig. 8B
Prior Art

AUS920000651US1
19 OF 62

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...


853	{	--!! Embedded FSM : examplefsm;	}	852	}	860
859	{	--!! clock : (fsm_clock);				
854	{	--!! state_vector : (fsm_state(0 to 2));				
855	{	--!! states : (S0, S1, S2, S3, S4);				
856	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
857	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2, --!! (S1 => S2, S1 => S3, S2 => S2, --!! (S2 => S3, S3 => S4, S4 => S0);				
858	{	--!! End FSM;				

END;

Fig. 8C


AUS920000651US1
20 OF 62

entity FSM : FSM

*Fig. 9*

AUS920000651US1
21 OF 62

Fig. 10A



TOP:TOP

AUS920000651US1
22 OF 62




Fig. 10B




Fig. 10D

Fig. 11A

AUS920000651US1
24 OF 62

```

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

```

Diagram annotations for Fig. 11B:

- 1163 is above the first curly brace (under "Inputs").
- 1165 is above the second curly brace (under "event_1108_in").
- 1164 is below the first curly brace (under "event_1108_in").
- 1166 is below the second curly brace (under "event_1124_in").
- 1161 is to the right of the first curly brace, connected by a wavy line.
- 1162 is to the right of the second curly brace, connected by a wavy line.

Fig. 11B

```

--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs


```

Diagram annotations for Fig. 11C:

- 1171 is to the right of the first curly brace (under "event_1108_in"), connected by a wavy line.
- 1172 is to the right of the second curly brace (under "event_1124_in"), connected by a wavy line.

Fig. 11C

Fig. 12A



```

1 2 2 1 { Y:Y
          PORT MAP( :
                  :
                  );

1 2 2 2 { A <= ....
          B <= ....
          C <= ....

1 2 2 3 { --!! [count, countname0, clock] <= Y.P;
          --!! Q <= Y. [B1.count.count1] AND A;
          --!! [fail, failname0, "fail msg"] <= Q XOR B;
          --!! [harvest, harvestname0, "harvest msg"] <= B AND C;

          END;

```

Fig. 12B

AUS920000651US1
27 OF 62




Fig. 13A

AUS920000651US1
28 OF 62




Fig. 13B

AUS920000651US1
29 OF 62

```

ENTITY OVR IS
    PORT(  R_IN      :  IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      :  OUT std_ulogic_vector(0 .. 4);
          RT        :  OUT std_ulogic
    );

    --! BEGIN
    --! Design Entity: FOO;

    --! Inputs (0 to 4)
    --! R_IN => {R(0 .. 4)};
    --! :
    --! other ports as needed ...
    --! :
    --! End Inputs

    --! Outputs
    --! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
    --! End Outputs

    --! End

ARCHITECTURE example of OVR IS
    BEGIN
        ... HDL code for entity body section ...
    END;

```

1364

1362

1363

1360

1361

1356 {

1351 }

1340 }

1358 }

Fig. 13C

ENTITY FOO IS

```
PORT(      :
          :
          :
      );
```

ARCHITECTURE example of FOO IS

BEGIN

```

.
.
.
.
R <= .....
.
.
.
.
.
      1381
      {
1380 { -!! R_IN <= {R};
      -!!
      1382
      -!!
      -!! R_OV(0 to 4) <= .....; 1383
      -!! RT <= .....;
      -!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
      1384
    }
  }

```

Fig. 13D





Fig. 14A

AUS920000651US1
32 OF 62

Fig. 14B



ENTITY DET IS

```

PORT(      A      :      IN std_ulogic;
           B      :      IN std_ulogic_vector(0 to 5);
           C      :      IN std_ulogic;
           D      :      IN std_ulogic;
           :
           :
           :
           event_x :      OUT std_ulogic_vector(0 to 2);
           x_here  :      OUT std_ulogic;
);

```

```

1491 {
    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A    =>  A;
    --!! B    =>  P.Q.B;
    --!! C    =>  P.C;
    --!! D    =>  D;
    --!! End Inputs
    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;
1492 {
1493 }
1480 }

```

Fig. 14C




FIG. 15

1601




FIG. 16B




FIG. 16C




FIG. 16D




FIG. 17A

1750

Name	CRC
DATA	

FIG. 17B




FIG. 17C




FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B





FIG. 20C

P.04/09

512 838 5882 TO 93436002

OCT 22 '01 14:06 FR 512H838H5882








FIG. 20E

OCT 22 '01 14:06 P 2#838#5882







FIG. 206

2053



FTG. 20H




FIG. 20I




FIG. 21A




FIG. 21B




FIG. 21C



FIG. 21D

10/28/2001 14:58

51 0150




FIG. 22A




FIG. 228




FIG. 22C

10/30/2001 15:55

512 0150




FIG. 23A




FIG. 23B




FIG. 23C




Fig. 1
Prior Art

2/62




Fig. 2
Prior Art




Fig. 3A




Fig. 3B

5/62




Fig. 3C




Fig. 3D

7/62




Fig. 4A




Fig. 4B

9/62

ENTITY FXUCHK IS

```

PORT(  S_IN   :   IN std_ulogic;
        Q_IN   :   IN std_ulogic;
        R_IN   :   IN std_ulogic;
        clock  :   IN std_ulogic;
        fails  :   OUT std_ulogic_vector(0 to 1);
        counts :   OUT std_ulogic_vector(0 to 2);
        harvests : OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

```

4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

```

```

      --!! Inputs
      --!! S_IN   => B.C.S;
      --!! Q_IN   => A.Q;
4 5 3 { --!! R_IN   => R;
      --!! CLOCK  => clock;
      --!! End Inputs

```

```

      --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
4 5 4 { --!! End Fail Outputs;

```

4 5 1

```

      --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
4 5 5 { --!! 2 : <event2> clock;
      --!! End Count Outputs;

```

```

      --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
4 5 6 { --!! End Harvest Outputs;

```

```

4 5 7 { --!! End;

```

4 4 0

ARCHITECTURE example of FXUCHK IS

```

BEGIN

```

```

    ... HDL code for entity body section ...

```

```

END;

```

4 5 8

Fig. 4C

10/62




Fig. 4D

11/62





Fig. 4E

44

481

482

12/62



13/62




Fig. 5B

14/62




Fig. 6A

15/62




Fig. 6B

16/62




Fig. 7

17/62





Fig. 8A
Prior Art

18/62

entity FSM : FSM

850*Fig. 8B**Prior Art*

19/62

ENTITY FSM IS

```

PORT(
    ....ports for entity fsm....
);

```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm_state(0 to 2) <= ... Signal 801 ...

```

8 5 3 { --!! Embedded FSM : examplefsm;
8 5 9 { --!! clock          : (fsm_clock);
8 5 4 { --!! state_vector   : (fsm_state(0 to 2));
8 5 5 { --!! states         : (S0, S1, S2, S3, S4);
8 5 6 { --!! state_encoding : ('000', '001', '010', '011', '100');
      { --!! arcs          : (S0 => S0, S0 => S1, S0 => S2,
8 5 7 { --!!                (S1 => S2, S1 => S3, S2 => S2,
      { --!!                (S2 => S3, S3 => S4, S4 => S0);
8 5 8 { --!! End FSM;

```


8 5 2 } 8 6 0

END;

Fig. 8C


20/62

entity FSM : FSM

850*Fig. 9*

21/62

Fig. 10A



22/62

1030 { instantiation identifier } . < instrumentation entity name > . < design entity name > . < eventname >
 1032 { } 1034 { } 1036 { }

Fig. 10B

1030 {	1032 {	1034 {	1036 {
X1	B3	X	COUNT1
X1.Z	B1	Z	COUNT1
X1.Z	B2	Z	COUNT1
X2	B3	X	COUNT1
X2.Z	B1	Z	COUNT1
X2.Z	B2	Z	COUNT1
Y	B4	Y	COUNT1
Y.Z	B1	Z	COUNT1
Y.Z	B2	Z	COUNT1

1040 { } 1041 { } 1042 { } 1043 { } 1044 { } 1045 { } 1046 { } 1047 { } 1048 { }


Fig. 10C

1030 { instantiation identifier } . < design entity name > . < eventname >
 1034 { } 1036 { }

Fig. 10D

23/62

Fig. 11A



24/62

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

1163, 1165
1164 1166
1161 1162

Fig. 11B


--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs

1171 1172

Fig. 11C

25/62

Fig. 12A



26/62

```

ENTITY X IS
    PORT(
        :
        :
        :
    );

    ARCHITECTURE example of X IS
        BEGIN
            .
            .
            .
            ... HDL code for X ...
            .
            .
            .
        END;
    
```

1220

```

1221 { Y:Y
      PORT MAP(
            :
            :
            );
1222 { A <= ....
      B <= ....
      C <= ....
1223 { --!! [count, countname0, clock] <= Y.P;
      --!! Q <= Y. [B1.count.count1] AND A;
      --!! [fail, failname0, "fail msg"] <= Q XOR B;
      --!! [harvest, harvestname0, "harvest msg"] <= B AND C;
      END;
    
```

1230
1232
1234
1236

Fig. 12B





Fig. 13A

28/62



29/62

```

ENTITY OVR IS
    PORT( R_IN      : IN std_ulogic_vector(0 .. 4);
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      : OUT std_ulogic_vector(0 .. 4);
          RT         : OUT std_ulogic
    );

--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)};
--!! :
... other ports as needed ...
--!! :
--!! End Inputs

--!! Outputs
--!! <R_OVRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS

BEGIN
    ... HDL code for entity body section ...

END;
    
```

1364

1362

1363

1360

1361

1356

1351

1340

1358

Fig. 13C

30/62

ENTITY FOO IS

```

    PORT(
        :
        :
        :
    );

```

ARCHITECTURE example of FOO IS

BEGIN

```

    .
    .
    .
    .
    R <= .....
    .
    .
    .
    .
    {
        --!! R_IN <= {R};
        --!!
        --!!
        --!! R_OV(0 to 4) <= .....;
        --!! RT <= .....;
        --!! [override, R_OVRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
    }

```

1380 {

1381 {

1382 {


1383 {

1384 {

Fig. 13D


31/62

Fig. 14A



32/62

Fig. 14B



```

ENTITY DET IS
    PORT(
        A      : IN std_ulogic;
        B      : IN std_ulogic_vector(0 to 5);
        C      : IN std_ulogic;
        D      : IN std_ulogic;
        :
        :
        event_x : OUT std_ulogic_vector(0 to 2);
        x_here  : OUT std_ulogic;
    );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A  => A;
    --!! B  => P.Q.B;
    --!! C  => P.C;
    --!! D  => D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS
    BEGIN
        ... HDL code ...

    END;

```

1491 {

1493 {


1495 {

1494 {

1480 {


Fig. 14C

34/62

*Fig. 15*

35/62

1601

Fig. 16A

36/62




Fig. 16B




Fig. 16C




Fig. 17A




Fig. 17B

40/62




Fig. 17C

41/62





Fig. 18A

42/62







Fig. 19A

44/62



45/62




Fig. 20A

46/62




Fig. 20B




Fig. 20C




Fig. 20D




Fig. 20E

49/62





Fig. 20F

50/62



51/62




Fig. 20H

52/62




Fig. 20I




Fig. 21A

54/62




Fig. 21B

55/62





Fig. 21C






Fig. 22A

Fig. 22B





Fig. 22C






Fig. 23A

61/62





Fig. 23B

62/62

*Fig. 23C*